



Fig. 3A



5/22

*Fig. 3C*




Fig. 3D




Fig. 4A




Fig. 4B

9/22

```

ENTITY FXUCHK IS
    PORT(
        S_IN      : IN std_ulogic;
        Q_IN      : IN std_ulogic;
        R_IN      : IN std_ulogic;
        clock      : IN std_ulogic;
        fails      : OUT std_ulogic_vector(0 to 1);
        counts     : OUT std_ulogic_vector(0 to 2);
        harvests   : OUT std_ulogic_vector(0 to 1);
    );
4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;
4 5 3 { --!! Inputs
      --!! S_IN      => B.C.S;
      --!! Q_IN      => A.Q;
      --!! R_IN      => R;
      --!! CLOCK     => clock;
      --!! End Inputs
4 5 4 { --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;
4 5 5 { --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;
4 5 6 { --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;
4 5 7 { --!! End;

ARCHITECTURE example of FXUCHK IS
    BEGIN
        ... HDL code for entity body section ...
    END;

```

4 5 0


4 5 1

4 4 0

4 5 8

Fig. 4C

10/22

*Fig. 4D*




Fig. 4E




Fig. 5A




Fig. 5B




Fig. 6A

15/22




Fig. 6B




Fig. 8A
Prior Art




Fig. 8B
Prior Art

ENTITY FSM IS

```
PORT(
    ....ports for entity fsm....
);
```

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

fsm_state(0 to 2) <= ... Signal 801 ...

```

8 5 3 { --!! Embedded FSM : examplefsm;
8 5 9 { --!! clock           : (fsm_clock);
8 5 4 { --!! state_vector    : (fsm_state(0 to 2));
8 5 5 { --!! states         : (S0, S1, S2, S3, S4);
8 5 6 { --!! state_encoding : ('000', '001', '010', '011', '100');
      { --!! arcs           : (S0 => S0, S0 => S1, S0 => S2,
8 5 7 { --!!                  (S1 => S2, S1 => S3, S2 => S2,
      { --!!                  (S2 => S3, S3 => S4, S4 => S0);
8 5 8 { --!! End FSM;

```

END;

Fig. 8C




Fig. 9

Fig. 10A

1000
TOP:TOP






Fig. 10B




Fig. 10C



Fig. 10D